

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/058,735	01/30/2002	Eun-bae Lee	P56656	5675
75	90 11/15/2004		EXAMINER	
Robert E. Bushnell			COTTINGHAM, JOHN R	
Suite 300 1522 K Street, N.W.			ART UNIT	PAPER NUMBER
Washington, D			2116	

DATE MAILED: 11/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.



	Application No.	Applicant(s)			
	10/058,735	LEE, EUN-BAE	. 36		
Office Action Summary	Examiner	Art Unit			
	John R. Cottingham	2116			
The MAILING DATE of this communication ap			- 3		
Period for Reply	•	•			
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a r ly within the statutory minimum of thirt will apply and will expire SIX (6) MON e, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communica ANDONED (35 U.S.C. § 133).	ition.		
Status			• :		
1) Responsive to communication(s) filed on	•				
2a) This action is FINAL . 2b) ⊠ This	s action is non-final.				
3) Since this application is in condition for allowa	nce except for formal matt	ers, prosecution as to the merits	s is		
closed in accordance with the practice under t	Ex parte Quayle, 1935 C.D	. 11, 453 O.G. 213.			
Disposition of Claims					
		,	• :		
4) Claim(s) <u>1-10</u> is/are pending in the application		•	•		
4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-5 and 7-10</u> is/are rejected.					
7)⊠ Claim(s) <u>6</u> is/are objected to.					
8) Claim(s) are subject to restriction and/o	or election requirement.	•	•		
	•	·			
Application Papers					
9) The specification is objected to by the Examine					
10)⊠ The drawing(s) filed on <u>16 January 2002</u> is/are	• • •	· ·	: :		
Applicant may not request that any objection to the	= : :	• •	•		
Replacement drawing sheet(s) including the correct			•		
11) The oath or declaration is objected to by the E	xaminer. Note the attached	Office Action or form P1O-152	•		
Priority under 35 U.S.C. § 119		·	V .		
12) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. 8	119(a)-(d) or (f).	. *		
a) ☐ All b) ☐ Some * c) ☐ None of:	. ,				
1. Certified copies of the priority document	ts have been received.		•		
2. Certified copies of the priority document	ts have been received in A	pplication No	6,4		
 Copies of the certified copies of the prior 	rity documents have been	received in this National Stage	: • y • •		
application from the International Burea	u (PCT Rule 17.2(a)).				
* See the attached detailed Office action for a list	of the certified copies not	received.			
		· .			
	,				
Attachment(s)					
1) Notice of References Cited (PTO-892)		ummary (PTO-413) s)/Mail Date			
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		nformal Patent Application (PTO-152)			
U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office A	ction Summary	Part of Paper No./Mail Date 2004	1110		

DETAILED ACTION

Claim Objections

1. Claim 5 is objected to because of the following informalities: last line, the phrase "and wherein" should be removed. Appropriate correction is required.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-5 and 7-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Nicol et al. U.S. Patent 6,141,762.

Regarding claim 1, a multiple processor integrated circuit comprises: a first processor 101 coupled to a first cache (col. 2 lines 50-65); a first interface (calibration in Fig. 4) coupled to receive memory references that miss in the first cache; a second processor coupled to a second cache (col. 2 lines 50-65); a second interface coupled to receive memory references that miss in the second cache; common circuitry (controller) coupled to the first interface and to the second interface; a first power terminal coupled to provide power to the first processor; and a second power terminal coupled to provide power to the second processor (col. 5-6, lines 65-15).

Application/Control Number: 10/058,735

Art Unit: 2116

Regarding claim 2, wherein the first interface is configured to permit operation of the second processor when the first power terminal is not powered. (col. 5, lines 41-52)

Regarding claim 3, wherein the second interface is configured to permit operation of the first processor when the second power terminal is not powered. (col. 5, lines 41-52)

Regarding claim 4, further comprising: a third power terminal (Fig. 4) coupled to provide power to the common circuitry; and wherein the common circuitry comprises a memory bus interface.

Regarding claim 5, further comprising a third processor 103 coupled to a third cache, and a fourth processor104, coupled to a fourth cache; wherein the third processor 103 and third cache are coupled to a fourth power terminal, and the fourth processor and fourth cache are coupled to a fifth power terminal.

Regarding claim 7, a system comprising: a multiple processor integrated circuit further comprising: a first processor 101 coupled to a first cache (col. 2, lines 50-55), a first interface (configuration) coupled to receive memory references that miss in the first cache, a second processor 102 coupled to a second cache (col. 2, lines 50-55), a second interface coupled to receive memory references that miss in the second cache, common circuitry 150 coupled to the first interface and to the second interface, a first power terminal coupled to provide power to the first processor, and a second power terminal coupled to provide power to the second processor; a first power supply coupled to the first power terminal of the multiple processor integrated circuit; a second power supply coupled to the second power terminal of the multiple processor integrated circuit;

Application/Control Number: 10/058,735

Art Unit: 2116

and a system controller (controller) coupled to the common circuitry of the multiple processor integrated circuit, to a system memory, and I/O circuitry 160.

Regarding claim 8, wherein the first interface of the multiple processor integrated circuit is configured to permit operation of the second processor when the first power terminal is not powered. (col. 5, lines 40-52)

Regarding claim 9, wherein the first power supply is coupled to the I/0 circuitry, and wherein the first power supply can be turned off under command of the 1/0 circuitry.

Regarding claim 10, wherein the second power supply is coupled to the I/0 circuitry, and wherein the second power supply is capable of being set to a first and a second operating voltage.

Allowable Subject Matter

3. Claim 16 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Kabemoto et al. U.S. Patent 5,890,217, Baumgartner et al. U.S. Patent 6,108,764, Howard et al. U.S. Patent 6,711,691, Tanikawa U.S. Patent 6,035,358, and Ashida et al. U.S. Patent 6,598,108 show similar inventions.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John R. Cottingham whose telephone number is (571)

Art Unit: 2116

272-7079. The examiner can normally be reached on Monday - Thursday, alternate Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571)272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

John R. Cottingham Primary Examiner Art Unit 2116

irc